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Abstract
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1 Introduction
Reo [1] is an exogenous coordination language. In Reo, complex connectors are
compositionally built out of simpler ones. The simplest connectors in Reo are a set
of channels with well-deﬁned behavior. Reo connectors are visually represented as
circuits similar to electronic circuits and show how components are inter-connected.
The emphasis in Reo is on the connectors, and the synchronization and communi-
cation among components, and not on the internal behavior of components. Con-
straint Automata [3,7] are introduced as compositional semantics for Reo. Using
Constraint Automata (CA) we can analyze the behavior of Reo circuits.
Reo is introduced as a coordination language and it can be used in various kinds
of applications. Reo and Constraint Automata are used as an ADL (Architectural
Description Language) in [4], they can be used in modeling hardware and system
level designs [20,21], and in modeling web services [24,25]. In these applications, Reo
is generally used to show the communication and synchronization, and Constraint
Automata are used to model the components. In this way, the behavior of the whole
system can be compositionally constructed using the Constraint Automata of its
constituents.
For analysis of Reo circuits, a model checker is presented in [13]. Our symbolic
execution technique and tool constitutes a simpler yet powerful and more eﬃcient
analyzer which can be used as an alternative or extension for this model checker.
When applicable, it can be used to derive the symbolic output of a circuit in terms
of its input data, which can also reveal possible deadlocks/livelocks at less com-
putational cost than model checking. Whereas in model checking you can express
more complicated properties and pay the higher computational cost for its analysis,
symbolic execution of Reo circuits can be eﬀectively used for instance when Reo is
used for modeling hardware and system design. Similar techniques can be used for
slicing reductions and test case generation for Reo and CA.
The main idea behind symbolic execution [12] is to use symbolic values, instead
of actual data, as input values and to represent the values of program variables as
symbolic expressions. Consequently, the output values computed by a program are
expressed as a function of the symbolic input values [11]. While symbolic execution
tools are comparable with model checkers, they are mostly used in data-dominated
rather than control-dominated applications. The complexity of data-dominated
applications does not necessarily arise from complex data structures and data types.
Rather, their complexity arises from nontrivial interdependencies among data items
in the applications.
For symbolic execution of Reo circuits we use Constraint Automata, which allows
us to use known algorithms and techniques in the domain of automata theory. For
Constraint Automata, we consider an execution path, which is a path from the entry
to the exit of a program, as a path (or run) from an initial state back to an initial
state of the CA. Speaking in the context of Reo, this means that all enabled nodes
are ﬁred and the circuit returns to its initial conﬁguration, i.e., a transaction, an
interaction pattern, or a coordination task is completed. For simplicity, and without
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loss of generality, we consider deterministic Constraint Automata, with a single
initial state. We generate the regular expression of a CA, assuming the initial state
as the ﬁnal state [9]. For that, we deﬁne the set of regular expressions associated
with CA considering how synchrony and asynchrony are both modeled in CA, and
showing how data constraints can be represented in the regular expressions. Our
approach relies on the manipulation of the data constraints in diﬀerent execution
paths.
Two main diﬃculties in performing symbolic execution are (1) handling com-
plicated data structures and data types; and (2) dealing with a potentially inﬁnite
number of symbolic execution paths. Initially, we abstract from complicated data
structures and data types as they are not regularly considered in Reo and Constraint
Automata and we focus on deriving nontrivial interdependencies among data. In-
stead of dealing with an inﬁnite number of execution paths, here we traverse each
cycle a certain number of times which depends on the length of the longest path
between memory cells in their transitive relation ( the memory cells in each cycle
are in a relation by appearing in the same data constraint), yielding a ﬁnite number
of paths. This is enough to give us the relations among the elements of the input
and the output data streams passing through the circuit (represented symbolically).
Contribution of the work. We provide an automated analysis technique and
its supporting tool for Reo circuits based on the symbolic execution approach. Reo
is used for diﬀerent applications but only a few tools are provided for its analysis
[15,13]. Although our technique does not support verifying temporal logic prop-
erties, it provides reachability analysis and can reveal possible deadlocks/livelocks
which are usually the most interesting properties for designers. The technique can
also derive the symbolic output of a circuit in terms of its input data and hence the
coordination patterns. This can all be done eﬃciently and with less computational
cost than model checking. Furthermore, as our technique is based on symbolic rep-
resentation of the variables and not the actual values it does not need the data
domain to be ﬁnite whereas in model checking actual values of variables need to
be considered. To the best of our knowledge, this is the ﬁrst work which uses data
constraints in CA for performing the analysis. For doing so, we deﬁne the set of
regular expressions associated with CA considering data constraints.
Our work is also interesting for the symbolic execution community. We start
from automata instead of code, so, we could use the clever way of generating the
regular expressions and unfolding the expressions instead of building the symbolic
execution tree. We propose a solution for the potentially inﬁnite number of symbolic
executions according to the semantics of Reo circuits.
Plan of the paper.
The rest of this paper is organized as follows: Section 2 is a brief overview of
Reo and Constraint Automata. In Section 3, we explain our approach to symbolic
execution of Reo circuits. Section 4 contains a number of case studies. Related
work is presented in Section 5. In Section 6, we discuss future work and conclude
the paper.
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2 Reo and Constraint Automata
Reo is a model for building component connectors in a compositional manner [1].
It allows modeling the behavior of such connectors, formally reasoning about them,
and once proven correct, automatically generating the so-called glue code from the
speciﬁcation. Each connector in Reo is, in turn, constructed compositionally out of
simpler connectors, which are ultimately composed out of primitive channels.
A channel is a primitive communication medium with exactly two ends, each
with its own unique identity. There are two types of channel ends: source end
through which data enters and sink end through which data leaves a channel. A
channel must support a certain set of primitive operations, such as I/O, on its ends;
beyond that, Reo places no restriction on the behavior of a channel. This allows
an open-ended set of diﬀerent channel types to be used simultaneously together in
Reo, each with its own policy for synchronization, buﬀering, ordering, computation,
data retention/loss, etc [1].
Channels are connected to make a circuit. Connecting (or joining) channels is
putting channel ends together in nodes. Thus, a node contains a set of channel ends.
The semantics of a node depends on its type. Based on the types of its coincident
channel ends, a node can have one of three types. If all coincident channel ends
on a node are exclusively source (or sink) channel ends, the node is called a source
(respectively, sink) node. Otherwise, it is called a mixed node.
A component can write data items to a source node that it is connected to. The
write operation succeeds only if all (source) channel ends coincident on the node
accept the data item, in which case the data item is transparently written to every
source end coincident on the node. A source node, thus, acts as a replicator. A
component can obtain data items, by an input operation, from a sink node that it
is connected to. A take operation succeeds only if at least one of the (sink) channel
ends coincident on the node oﬀers a suitable data item; if more than one coincident
channel end oﬀers suitable data items, one is selected nondeterministically. A sink
node, thus, acts as a nondeterministic merger. A mixed node nondeterministically
selects and takes a suitable data item oﬀered by one of its coincident sink channel
ends and replicates it into all of its coincident source channel ends.
Reo oﬀers a set of open ended channels, but a set of primitive channels shown
in Figure 1 (with their corresponding CA) are commonly used in Reo circuits.
The behavior of every connector in Reo imposes a speciﬁc coordination pattern on
the entities that perform normal I/O operations through that connector, without
the knowledge of those entities. This makes Reo a powerful glue language for a
compositional construction of connectors to combine component instances into a
software system and exogenously orchestrate their mutual interactions.
2.1 Constraint Automata: Compositional Semantic of Reo
Constraint automata are presented in [3] as a formal semantics for Reo connectors,
based on a co-algebraic semantics given in [5]. Using Constraint Automata as an
operational model for Reo connectors, the automata states stand for the possible
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conﬁgurations (e.g., the contents of the FIFO-channels of a Reo connector) while
the automata-transitions represent the possible data ﬂow and its eﬀect on these
conﬁgurations. The operational semantics for Reo presented in [1] can be reformu-
lated in terms of Constraint Automata. The Constraint Automaton of a given Reo
connector can be derived in a compositional way. For this, composition operators for
Constraint Automata corresponding to the Reo connector primitives are provided.
A constraint automaton is deﬁned in [3] as follows:
Deﬁnition 2.1 [Constraint Automata] A constraint automaton (over the data
domain Data) is a tuple A = (Q,Names,−→, Q0) where
• Q is a set of states,
• Names is a ﬁnite set of names,
• −→ is a subset of Q×2Names×DC ×Q, called the transition relation of A, where
DC is the set of data constraints,
• Q0 ⊆ Q is the set of initial states.
We write q
N,g−→ p instead of (q,N, g, p) ∈−→. We call N the name-set and g the
guard of the transition. For every transition q
N,g−→ p we require that (1) N = ∅ and
(2) g ∈ DC (N,Data). A is called ﬁnite iﬀ Q, −→ and the underlying data domain
Data are ﬁnite.
Data constraints: Data constraints are deﬁned by the following grammar [3]:
g ::= false | true | ε | d<n> = d | g ∨ g | g ∧ g
Here, n denotes the names and d ∈ Data. We assume a global data domain Data
for all names. Alternatively, we can assign a data domain DataA to every name A
and require type-consistency in the deﬁnition of data constraints. Data constraints
(DCs) can be viewed as sets of name-data-assignments. We often use derived DCs
such as dA = d or dA = dB.
The symbol |= stands for the obvious satisfaction relation which results from inter-
preting DCs over name-data-assignments. Satisﬁability and validity, logical equiv-
alence ≡ and logical implication ≤ of DCs are deﬁned as usual.
We now explain how Constraint Automata can be used to model the possible
data ﬂow in a Reo circuit. To provide a compositional semantics for Reo circuits, we
need Constraint Automata for each of the basic channel connectors and automata-
operations to mimic the behavior of the Reo-operations for join and hiding.
Figure 1 shows the Constraint Automata for the merger node and for the stan-
dard basic channel types: A Sync, (Figure 1.a) channel has a source(A) and a
sink(B) end. It accepts a data item through its source end iﬀ it can simultaneously
dispense it through its sink. The channel SyncDrain which is shown in Figure 1.b
is a channel with two source ends (A and B). It accepts a data item through one
of its ends iﬀ a data item is also available for it to simultaneously accept through
its other end as well. All data accepted by this channel are lost. Figure 1.c is a
LossySync channel. This channel is also similar to the Sync channel, except that
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Fig. 1. Reo primitive channels and merger node, and their deterministic Constraint Automata
it always accepts all data items through its source end(A). If it is possible for it
to simultaneously dispense the data item through its sink(B) the channel transfers
the data item; otherwise the data item is lost. A Filter channel which is shown in
Figure 1.d behaves like the Sync except that it loses all data that do not match the
speciﬁed pattern of the ﬁlter(Pat in the ﬁgure). The FIFO1 channel(Figure 1.e)
has a source(A) and a sink end(B), and a bounded buﬀer with capacity of 1 data
items (the box in the ﬁgure). The accepted data items are kept in the internal FIFO
buﬀer of the channel. The appropriate I/O operations on the sink end of the channel
obtain the content of the buﬀer in the FIFO order. A merger node, shown in Fig-
ure 1.f, choose the input from one of the channel ends A or B nondeterministically
and pass it to the channel end C as the merger output.
The product operator is deﬁned on Constraint Automata that capture the mean-
ing of Reo’s join operator [3]. The product-automaton of the two Constraint Au-
tomata A1 = (Q1,Names1, −→1, Q0,1) and A2 = (Q2,Names2,−→2, Q0,2), is [3]:
A1  A2 = (Q1 ×Q2,Names1 ∪Names2,−→, Q0,1 ×Q0,2)
where −→ is deﬁned by the following rules:
q1
N1,g1−→ 1 p1, q2 N2,g2−→ 2 p2, N1 ∩Names2 = N2 ∩Names1
〈q1, q2〉 N1∪N2,g1∧g2−−−−−−−−−→ 〈p1, p2〉
and
q1
N,g−→1 p1, N ∩Names2 = ∅
〈q1, q2〉 N,g−→ 〈p1, q2〉
and latter’s symmetric rule. The ﬁrst rule is applied when in the automata there are
two transitions which can be ﬁred together. This happens only if there is no shared
name in both automata which is present on one of the transitions but not present on
the other one. In this case the transition in the resulting automaton has the union
of the names on both transitions, the data constraint is the conjunction of the data
constraints of the two transitions. The second rule is applied when a transition in
one automaton can be ﬁred independently of the other automaton, which happens
when the names on the transition are not included in the other automaton. After
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a join operation, hiding in the result automaton can be done. Hiding abstracts the
details of internal communication among channels in a Reo circuit, and shows the
observable behavior of a Reo circuit.
An extension of Constraint Automata with State Memory(CASM), explicitly
partitions Names, into three sets of Namessrc, Namessnk, and Namesmix and
extends data constraints to accommodate state memory cells [2]. Here, we use a
slightly simpliﬁed form of the CASM, using the state memories and leave out the
separation of the name set. The formal deﬁnition is as follows:
Deﬁnition 2.2 (Constraint Automata with State Memory (CASM)). A constraint
automaton with state memory is a tuple A = (Q,Names,−→, Q0,M,V0) where [2]:
• Q, Names, −→, and Q0 are deﬁned the same as for ordinary CA.
• M is a set of memory cells partitioned into memory cells Mq, for all q ∈ Q.
• For every q ∈ Q the value function Vq : Mq → Data is deﬁned when the automa-
ton is in state q. The set V0 consists of the initial value function Vq0 , each of
which gives the initial values of its corresponding initial state q0 ∈ Q0.
• The data constraint language is extended to include relativized memory cell names
of the source and target state of the transition (s.m and t.m, for m ∈M), as well
as the usual dn for node names n ∈ Names, such that for each transition q N,g−→ p,
the free variables of g are in the set {s.m|m ∈ Mq} ∪ {t.m|m ∈ Mp} ∪ {dn|n ∈
Names}.
• Given a data assignment δN : N → Data and a value function Vq :Mq → Data, a
transition q
N,g−→ p is possible only if there exists a value function Vp :Mp → Data
such that g is true under the mappings δN , Vp, and Vq. Firing the transition,
makes Vp the value function for the memory cells Mp of state p.
Data constraints are written according to the following grammar:
g ::= false | true | ε | d<n> = d | g ∨ g | g ∧ g |
t<m> = d<n> | d<n> = s<m> | d<n> = d<n> | d<n> = v
Where m ranges over memory cells, n ranges over Names, and v ranges over the
data set Data.
The special symbols s and t refer to, respectively, the source and the target
states of a transition: the names sx and tx in the data constraint g of a transition
q
N,g−→ p refer to memory cells q.x and p.x, respectively. Thus, data constraints
of transitions can refer to state memory cells only indirectly, through the relative
references of the form sx or tx (as opposed to the explicit memory cell names q.x
or p.x). This has two advantages. First, it makes it impossible for a transition to
refer to a memory cell of any state other than its own source or target. Second,
it simpliﬁes the product operation by eliminating the need to do anything special
(e.g., name substitution) when we combine synchronous transitions.
We can see the CASM for two FIFO1 (FIFO with buﬀer capacity 1) channels
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Fig. 2. Constraint Automata with state memory for (a) FIFO1 and (b) FIFO2
in Figure 2(a). In this ﬁgure x and y are the internal buﬀers of the two FIFO1
channels. Joining two FIFO1 channels, putting the sink end of one on the same
node as the source end of the other (in this ﬁgure node B), gives us a FIFO2 (FIFO
with buﬀer capacity 2) channel as in Figure 2(b). The product of the Constraint
Automata of two channels gives us the constraint automaton of a FIFO2 channel.
In this example, we see how the data constraints on the value of the memory cells
of each state are referred to as the target and the source of a transition; and how
data passing through the buﬀers of a Reo circuit and correspondingly through the
states of CASM is depicted transitively.
3 Symbolic Execution of Reo Circuits
The main idea behind symbolic execution is to use symbolic values, instead of actual
data, as input values and to represent the values of program variables as symbolic
expressions. Consequently, the output values computed by a program are expressed
as a function of the input symbolic values.
Symbolic execution is a natural extension of normal execution, rendering normal
computation as a special case [12]. In the case of conventional imperative program-
ming languages, deﬁnitions for the basic operators of the language are extended
to accept symbolic input values and produce symbolic formulas as output. For
instance, the expression on the right-hand side of an assignment statement is eval-
uated, possibly substituting polynomial expressions for variables. The result is a
polynomial (an integer is the trivial case) which is then assigned as the new value
of the variable on the left-hand side of the assignment statement.
The state of a symbolically executed program includes the symbolic values of
program variables, the program counter, and a path condition. The path condition
is a quantiﬁer-free Boolean formula over the symbolic input values; it accumulates
constraints that the input values must satisfy in order for an execution to follow its
particular associated path. A symbolic execution tree characterizes the execution
paths followed during the symbolic execution of a program. The nodes in this tree
represent program states and the arcs represent transitions between states [18].
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3.1 CA, TDS, and Symbolic Execution of Reo
The coalgebraic formal semantics for Reo connectors, presented in [5], assigns to
any Reo connector a relation over inﬁnite timed data streams, called its TDS lan-
guage. This language can be used in symbolic execution of Reo and in obtaining
a symbolic relation between input and output values of a circuit. To reason about
TDS languages, we may regard Constraint Automata as acceptors for sets of timed
data streams.
As shown in Section 2, the transitions of Constraint Automata are labeled with
pairs consisting of a nonempty subset N = {A1, ..., An} of nodes and a data con-
straint g. Data constraints can be viewed as a symbolic representation of sets of
data assignments. A data assignment is a function from the name set N to the data
domain Data. The notation dA = d shows the assignment of d ∈ Data to the name
A ∈ N . Formally, data constraints are propositional formulae built from the atoms
dA = d, where data item d is assigned to port A. In all primitive Reo channels
that we consider in this paper, we abstract from concrete values of d. We have
only equalities (and not assignments) among the data elements passing through the
ports. Also, the only Boolean connector used is the and connector. The primitive
Reo channels (and hence their products) satisfy this property. For simplicity, we
consider only deterministic CA with single initial states.
Our approach. In CA, instead of speciﬁc data values, we have symbolic represen-
tation of input and output values and transitions show the possible relations among
them. This makes the CA an appropriate basis to build a symbolic execution tool.
Here, we use the data constraints for deriving the relation between input and output
values.
The problem is to obtain the possible relations between output and input values,
represented symbolically. For that, we need to obtain the execution paths in the
symbolic execution tree of a given Reo circuit using its constraint automaton. The
number of execution paths in a symbolic execution tree is inﬁnite if cycles are
present in the CA of the circuit. Consider the memory cells in the cycle that are
in a relation by appearing in the same data constraint. Let k be the length of the
longest path between memory cells in their transitive relation. By traversing each
cycle k times, we can generate the expression denoting the relation between the
last k elements of the data streams, where k is a bounded integer. For each data
stream, entering/exiting each port, k may be diﬀerent and depends on the number
of elements that are buﬀered in the circuit. This also shows whether an output
depends on an input. If we cannot ﬁnd the expected relation between certain nodes
in Names, this indicates a possible bug, i.e., a mismatch between the speciﬁcation
of the problem and our Reo circuit.
In our technique, instead of building the symbolic execution tree, we generate
the regular expression of a CA assuming its initial state as the ﬁnal state of the
automaton. Execution paths are derivatives of regular expressions. We unfold data
constraints and show the relation among the data elements in the data streams.
The transitive closure over this relation gives us the relations among symbolic input
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and output values.
Conventional symbolic execution techniques start by building the symbolic exe-
cution tree. To make our technique more approachable and to show the intuition, in
the following, we ﬁrst show how a symbolic execution tree of a Reo circuit is formed.
But, instead of a program code here we already have the Constraint Automata. So,
after showing the execution tree we explain our technique using the regular expres-
sion of a CA for constructing the required execution paths and deriving the relations
among input and output values.
3.2 Symbolic Execution Tree of a Reo Circuit
The symbolic execution tree of a given Reo circuit is formed by traversing the
constraint automaton of the circuit. We start from the initial state in the CA and
walk through all possible paths in the CA. While traversing a transition q
N,g−→ p of
the CA, we store its name-set N and its guard g on its respective transition in the
traversal tree.
As we construct the tree, every time we see a name (port in Reo) it means that
a new data element is observed in the stream of data passing through that port.
The data stream passing through a port A is denoted as:
a = (a0, a1, a2, a3, ..., alast−2, alast−1, alast)
While writing the data constraints for each state in the traversal tree, we use the
last elements of these data streams: ..., alast−2, alast−1, alast for each port: unfolding
the data stream while keeping the symbolic representation and the relation among
the data elements. Figure 3 shows the execution tree for a FIFO2 channel. In this
ﬁgure the relations among data elements are shown. All execution paths from the
initial state back to the initial state are generated. The string on each leaf of the
tree shows the names of the ports that ﬁre in its corresponding path. A pair of
square brackets encloses a set of port names that ﬁre synchronously (see Step 1 in
Section 3.3). The boxes connected to each node of the tree show the names that
ﬁre to reach that node (CA state) together with all the data constraints that hold
at that point (have been met until that point), and the transitive relations among
them.
We consider the set of data constraints (Boolean expressions for the data val-
ues) as a relation on the data elements passing through the nodes and the data
elements that are buﬀered in the memory cells (where we have FIFO channels). We
consider primitive Reo channels only, which yield only equality in the data con-
straints. Hence, the relations corresponding to the data passing through the nodes
are symmetric. Relations between memory cells and data elements must be resolved
correctly. The transitive closure of this relation gives us all symbolic relations among
input and output values (ports).
The symbolic execution tree of Figure 3 is generated by traversing each cycle in
the CA only once. In this example, this is enough to yield the general expression
for the relation between input and output values. No new relation will be generated
by traversing the cycles more than once. In some cases we may be interested only
in ﬁnding the relation between the data passing through a certain output node and
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Fig. 3. Symbolic execution tree for FIFO2: each node represents a state and edges represent transitions
in CA (string on each leaf: names of the ports that are ﬁred in the corresponding path; a pair of square
brackets: encloses a set of port names that are ﬁred synchronously).
the input data. In this case, we focus only on the paths including the name of this
particular output node.
Symbolic execution has been used for veriﬁcation of programs, and the tech-
niques are naturally based on building the symbolic execution tree. But in our case
we are a step ahead and have the Constraint Automata instead of a the source
code of program. Thus, instead of building the symbolic execution tree, we use the
regular expression of the CA to obtain the set of derivatives of our interest. The
purpose of presenting the symbolic execution tree here is to show the similarities of
our technique with the conventional symbolic execution methods.
3.3 Symbolic Outputs of Reo Circuits
We compute the symbolic output values of a Reo circuit in three steps.
• (1) Obtain the regular expression for the constraint automaton. Here, we use
Brzozowski’s algebraic method [9]. We consider the initial state as the ﬁnal state
of the CA.
• (2) Construct the derivatives (words) of the regular expression, by substituting
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the Kleene closure ′∗′ with k or zero repetition where k is the longest path between
memory cells in the cycle in their transitive relation. These derivatives represent
the set of all execution paths in the constraint automaton (leaves in the symbolic
execution tree) if we go through each cycle of the CA k times (substitution of ′∗′
with k), or bypass the cycle where possible (substitution of ′∗′ with zero).
• (3) Build the symbolic data stream of each output node based on the symbolic
input stream of data for each derivative, by forming the transitive closure of the
relation among the elements of data in each stream.
In this step, we traverse each derivative from right to left and substitute data
elements of data streams in the formula on data constraints (add proper indices
for each element). Then, we compute the transitive closure of relations between
data elements in input and output data streams.
In the following, we explain each step and use the FIFO2 channel shown in
Figure 2(b) as the running example.
Step 1: Produce Regular Expression. We use Brzozowski algebraic method [9]
and Arden’s theorem [6] for generating regular expressions for Constraint Automata.
We create a system of regular expressions with one regular expression as the un-
known for each state in a constraint automaton, and then we solve the system for
R1 where R1 is the regular expression associated with the initial state q1. For our
purposes, we consider initial states of Constraint Automata as ﬁnal states because
when we get back to these states we are back in the initial conﬁguration of the Reo
circuit and we can assume this as completing a run in the Reo circuit. We also
consider the data constraints for each transition of a constraint automaton. We
keep the data constraint and the transition labels (names) as a pair. Note that
in applying Brzozowski algebraic method we keep the pair of names and the data
constraints for each transition and carry them while solving the system.
In a constraint automaton we may have more than one name on a transition,
which means that all Reo ports corresponding to these names ﬁre synchronously
on that transition. We put these names in square brackets, [], to show their syn-
chronous/atomic ﬁring. For example, [ABC] means that A, B, and C ﬁre atomically
in any order (even simultaneously together) on one transition. In contrast, (ABC)
means that A, B, and C ﬁre one after the other on successive transitions. As such,
[ABC] and [CAB] are identical to one another (and to the rest of the permutations
of this set of names), while (ABC) and (CAB) are clearly diﬀerent. So, the alpha-
bet of our language consists of composite letters. The ﬁrst component of a letter
can be a name from the Name set of a CA or a bracket containing a (nonempty)
set of names. The second component is the data constraint of the corresponding
transition.
The regular expression for a FIFO1 channel in Figure 2(a) is: R1 = (AB)∗,
augmenting it with data constraints we have R1 = (A{tx = dA}B{dB = sx})∗.
For our running example, the FIFO2 of Figure 2(b), we have R1 = ((A)(B[AC] +
BAC)∗BC)∗
and the complete expression including the data constraints is:
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R1 = ((A{tx = dA})(B{dB = sx, ty = dB}[AC]{tx = dA, dC = sy} + B{dB =
sx, ty = dB}A{tx = dA}C{dC = sy})∗B{dB = sx, ty = dB}C{dC = sy})∗
For LossySync, we add the data constraint {dA = dA} on the transition with
the name A to show losing of data.
Step 2: Produce all derivatives for the regular expression by substitut-
ing each ′∗′ with zero or k repetition. In this step, we generate all possible
derivatives of the regular expression by considering the repetition in the expression
to be zero or k (where k is the length of the longest path between memory cells in
the cycle in their transitive relation) . This means that in the case of cycles in the
CA, we traverse the cycle only k times.
Below, we show the derivatives of the regular expression by substituting each ′∗′
(repetitions) with zero or k = 1 for the FIFO2 example:
• Substituting the outer ′∗′ with zero repetition:
R11 = null
• Substituting the inner ′∗′ with zero repetition and the outer ′∗′ with one:
R12 = (A{tx = dA}B{dB = sx, ty = dB}C{dC = sy})
• Substituting the inner ′∗′ with one repetition and the outer ′∗′ with one:
R13 = ((A{tx = dA})(B{dB = sx, ty = dB}[AC]{tx = dA, dC = sy} + B{dB =
sx, ty = dB}A{tx = dA}C{dC = sy})B{dB = sx, ty = dB}C{dC = sy})
Step 3: Build the symbolic data stream of each output node based on
the symbolic input stream of data for each derivative. In this step we
traverse each regular expression to show the data stream by its elements (indexing
the elements of data stream). Then, obtaining all transitive relations among these
elements of streams (transitive closure), gives us the relation between output and
input values. In this step, we ﬁrst specify indices for each data element in the data
constraints shown in the regular expression. To do this, we traverse the regular
expression from right to left. Then, we obtain the transitive closure.
Step 3.1: Indexing. Intuitively, the purpose of indices is to show the order of the
nodes seen along the traversal of a regular expression. For example, if we observe
a name A for the ﬁrst time in a regular expression, we replace its data dA with the
indexed name alast. If we see another A we denote the new one as alast, rename the
previous last one as alast−1, and the older ones as alast−2, and so on.
For the FIFO2 example, we obtain the following equation for the second deriva-
tive in step 2:
R12 = (A{tx = alast}B{blast = sx, ty = blast}C{clast = sy})
Note that in indexing the data elements from right to left, the starting index for
all subexpressions of a ′+′ is the same. The equation for the last regular expression
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in step 2 is:
R13 = ((A{tx = alast−1})(B{blast−1 = sx, ty = blast−1}[AC]{tx = alast, clast−1 =
sy} + B{blast−1 = sx, ty = blast−1}A{tx = alast}C{clast−1 = sy})B{blast = sx, ty =
blast}C{clast = sy})
Double Indexing. When we ﬁnish traversing a parenthesized expression for
indexing, we may end up with two diﬀerent indexed versions of a Reo node name.
This may happen if the expression contains at least one ′+′ operator. In this case,
we continue indexing for each version, and then compose both indexed versions
of the name for the data elements with the logical ∨ operator. For example, in
R = (A{tx = dA}(AB{dB = dA} + B{dB = sx})) we compute the indices for
A (and B) as follows: R = (A{tx = alast∨last−1}(AB{blast = alast}+B{blast = sx})).
Step 3.2: Transitive Closure. Having properly indexed the data elements, we
derive all transitive relations among them. For our FIFO2 example, we have
R12 = (A{tx = alast}B{blast = sx, ty = blast}C{clast = sy})
As we know the relation between each tx and sx, we can write:
R12 = (AB{tx = alast, blast = sx, ty = blast, alast = blast, ty = alast}C{clast = sy})
And then:
R12 = (ABC{tx = alast, blast = sx, ty = blast, alast = blast, ty = alast, clast =
sy, clast = alast})
Now, focusing only on the relation between the output node C and the input
node A (which is the relation we are interested in) we have:
R12 = (ABC{clast = alast})
Now we can conclude that the data of ci is the same as the data of ai. The
pattern ABC in the above equation shows that the data of ci is exactly the data
of ai with a possible delay. The situation would be diﬀerent if the pattern were
[ABC], since this implies that the ﬁring is atomic.
We continue for R13 :
R13 = ((A{tx = alast−1})(B{blast−1 = sx, ty = blast−1}[AC]{tx = alast, clast−1 =
sy} + B{blast−1 = sx, ty = blast−1}A{tx = alast}C{clast−1 = sy})B{blast = sx, ty =
blast}C{clast = sy}) Then:
R13 = (A(B[AC] + BAC)BC{alast−1 = clast−1, clast = alast})
This gives us the relation: clast = alast, clast−1 = alast−1, meaning that we have
two elements of a in the Reo circuit during one run of the circuit. Each element of
c in the output node is the same as the element of a in the input node of the Reo
circuit.
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Fig. 4. Circuits (a) Alternater and (b) Non-Deterministic Choice, and their Constraint Automata
In the end, if we can describe the data stream on an output Reo node, say Z,
by a set of input data streams S, then we have achieved our goal. Otherwise, the
Reo node Z is unreachable from the Reo nodes in the set S, and if S is the set of
all input values then we have discovered a deadlock or livelock trap.
4 Case Studies
In this section we present a few examples.
Example 1: Alternator circuit. The alternator circuit is shown in Figure 4(a).
The steps for generating the regular expression of this circuit, generating its deriva-
tives, indexing, and deriving the relation among its input and output values are
included in the Appendix.
The ﬁnal result is:
zlast−1 = blast, zlast = alast
This shows that (1) the output data from port Z are formed by alternating be-
tween the input data from ports A and B, and (2) the data from A is synchronously
produced on Z, whereas the data from B is produced on Z with a one cycle delay.
Example 2: Non-Deterministic Choice. Figure 4(b) shows a Reo circuit with
a non-deterministic choice between its input ports. The steps for generating the
regular expression of the circuit, generating its derivatives, indexing, and deriving
the relation among its input and output values are included in the Appendix. The
ﬁnal result is:
zlast−1 = blast, zlast = alast ∨ zlast = blast ∨ zlast = alast
This shows that all three relations between the input and the output values are
possible. We have a non-deterministic behavior here because of the merger, which
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Fig. 5. Fibonacci Reo circuit and its constraint automaton.
leads to an expression that represents the general relation among the input and
output values of this circuit.
Example 3: Fibonacci series. The Reo circuit for the Fibonacci series [7] has
a feedback from its output to its input to generate values of this recursive formula.
Figure 5 shows a Fibonacci Reo circuit with its constraint automaton. In this circuit
FIFO1 has the initial value of one and FIFO2 has the initial value of zero. Here,
we are interested in the relation between an output feeding back as an input to
the same circuit. We may notice this feedback when in the regular expression we
see the same node as both source and target in a recurring data constraint. For
extracting the recurring relation, we need to traverse each cycle a ﬁnite number of
times. In this example, x is the memory cell for FIFO1, y and z are memory cells
for FIFO2, and m and n are memory cells for the Adder component. The Adder
component is just a simple component that gets its two input values, adds them,
and puts them on its output port. The steps for generating the regular expression
of the circuit, generating its derivatives, indexing, and deriving the relation among
its input and output values are included in the Appendix. In this example, because
of the feedback, we are interested in deriving the relation between the sequence
of data on node E of the Reo circuit with itself. So, we repeat the cycle and the
indexing until we have a closed expression of data values, i.e., we have data on E
speciﬁed in terms of itself (here it is three times which is equal to the total number
of buﬀers). The ﬁnal result gives us the following symbolic output for the Fibonacci
circuit:
elast = elast−1 + elast−2
Example 4: Critical Section. In [19] the behavior of a CPU is modeled by
deﬁning a set of basic components for arithmetic, logic, and comparison operations,
and Reo circuits are used for branch, move, and basic I/O instructions. It is shown
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how these primitive operations can be structured using Reo. This approach can be
used for analyzing multi-thread systems, database applications and resource sharing
systems. We pick the case study of [19] as an example of a control-dominated system.
It is a system consisting of two concurrent processes with a critical section that is
modeled using Reo and CA. In the model for this system, there are 84 states, 284
transitions, and 127 names in the CA. For each process, an output is generated after
it passes the critical section. We checked in our symbolic execution result whether
this output is generated or not. We found an execution path in this system in which
this output was not generated. This showed that a deadlock had occurred. Thus,
we could detect a deadlock in the system without generating the whole state space,
which is hence less expensive than traditional model checking.
5 Related Work
Symbolic execution is an established technique in veriﬁcation, especially in the
hardware veriﬁcation community. Having its roots in the seventies [12], symbolic
execution rapidly grew to be one of the predominant veriﬁcation technique for hard-
ware designs, with many successful applications, such as [16]. With the invention
of symbolic trajectory evaluation by Seger and Bryant in the nineties [8] this ap-
proach has now become a component in most of the industrial hardware veriﬁcation
systems (e.g. FORTE [22] at Intel). As Reo has previously been used for modeling
hardware systems [20,21], our approach in this paper can be compared with the pre-
vious papers on symbolic execution of hardware systems, in the sense that we are
also able to symbolize the relation between input and output values in a hardware
design.
Although not as popular as it is for hardware, symbolic execution is used as a
veriﬁcation technique for software systems as well. The degree of non-determinism
and the large number of diﬀerent factors that determine the result of a software
system usually prevent symbolic execution to be used as the only veriﬁcation tech-
nique in practice without any other accompanying technique. Examples includes
[14] which converts a concurrent Ada program to a type of Petri net, and then uses
symbolic execution to ﬁnd the relation between the input and the output values
of the program. This work has similarities with our work, because it attempts to
symbolically analyze a model that is used for representing concurrent behavior.
Symbolic execution is mostly used for generating input test sequences in the
common practice of software engineering. In [11] its authors devise a framework on
top of a model checker (Java PathFinder) to generate test inputs for Java programs.
This framework has been extended in [18]. The main concern in this work is handling
complicated data structures and loops eﬀectively. In [17], the authors describe
an approach to testing complex safety critical software that combines unit-level
symbolic execution and system-level concrete execution for generating test cases
that satisfy user-speciﬁed testing criteria. They applied their approach to testing a
prototype NASA ﬂight software component and discovered a serious bug.
The work in [10] shows how to automatically ﬁnd bugs in malicious ﬁle sys-
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tem code using symbolic execution. Rather than running the code on manually-
constructed concrete input, they instead run it on symbolic input. They checked
the disk mounting code of three widely-used Linux ﬁle systems and found bugs in
all of them where malicious data could either cause a kernel panic or form the basis
of a buﬀer overﬂow attack.
In [23] a method for verifying the correctness of parallel programs is presented.
They check the equivalency of the parallel program and a sequential version of it
which serves as the speciﬁcation for the parallel one. They use model checking, to-
gether with symbolic execution, to establish the equivalence of the two programs. In
this approach the path condition from symbolic execution of the sequential program
is used to constrain the search through the parallel program.
6 Conclusion and Future Work
We have developed an approach and a simple tool for symbolic execution of Reo
circuits. We use the regular expression corresponding to the CA of a Reo circuit to
derive a set of execution paths for the circuit. These execution paths are generated
by traversing the CA from its initial state back to its initial state, passing each
cycle only a ﬁnite number of times (depending on the relations between memory
cells which can be obtained by static checking). In the regular expression we consider
the data constraints as well as the names of the ports that ﬁre in each transition.
This helps us to obtain the transitive relation between the input and the output
values, which is represented in a symbolic form.
In our ongoing research, we are currently working on obtaining the general ex-
pression for the set of all input and output streams of a Reo circuit. We are also
working on diﬀerent applications amenable to our symbolic technique. We will use
compositionality techniques in our symbolic execution approach.
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Appendix: Deriving Symbolic Outputs for the Case
studies
Example 1: Alternator circuit. The steps for generating the regular expression
of this circuit, generating its derivatives, indexing, and deriving the relation among
its input and output values are as follow:
The regular expression: R1 = ([ABZ]{tx = dA, dB = dZ}Z{dZ = sx})∗
The regular expression derivative: R1 = ([ABZ]{tx = dA, dB = dZ}Z{dZ = sx})
It is indexed as: R1 = ([ABZ]{tx = alast, blast = zlast−1}Z{zlast = sx})
Forming the transitive closure of the data constraints, we have:
R1 = ([ABZ]Z{tx = alast, blast = zlast−1, sx = zlast, zlast = alast})
And ﬁnally we have:
zlast−1 = blast, zlast = alast
Example 2: Non-Deterministic Choice. The steps for generating the regu-
lar expression of the circuit, generating its derivatives, indexing, and deriving the
relation among its input and output values are as follow:
The regular expression:
R1 = ([BZ]{dZ = dB} + ([ABZ]{tx = dA, dB = dZ} + A{tx = dA})([BZ]{dZ =
dB})∗Z{dZ = sx})∗
The regular expression derivatives:
R11 = ([BZ]{dZ = dB} + ([ABZ]{tx = dA, dB = dZ} + A{tx = dA})([BZ]{dZ =
dB})Z{dZ = sx})
R12 = ([BZ]{dZ = dB}+ ([ABZ]{tx = dA, dB = dZ}+ A{tx = dA})Z{dZ = sx})
They are indexed as:
R11 = ([BZ]{zlast = blast} + ([ABZ]{tx = alast, blast−2 = zlast−2} + A{tx =
alast})([BZ]{zlast−1 = blast})Z{zlast = sx})
R12 = ([BZ]{zlast = blast} + ([ABZ]{tx = alast, blast = zlast−1} + A{tx =
alast})Z{zlast = sx})
Forming the transitive closure of the data constraints, we have:
R11 = ([BZ]{zlast = blast} + ([ABZ]{tx = alast, blast−1 = zlast−2} + A{tx =
alast})([BZ]{zlast−1 = blast})Z{zlast = sx})
R12 = ([BZ]{zlast = blast} + ([ABZ]{tx = alast, blast = zlast−1} + A{tx =
alast})Z{zlast = sx})
And ﬁnally we have:
zlast−1 = blast, zlast = alast ∨ zlast = blast ∨ zlast = alast
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Example 3: Fibonacci series. The steps for generating the regular expression
of the circuit, generating its derivatives, indexing, and deriving the relation among
its input and output values are as follow:
The regular expression:
R1 = ([BCD]{tm = dC , tn = dD, dD = dB, dB = sx, dC = sz, tz = dB}[AE]{tx =
dA, dA = dE , dE = sm + sn})∗
The regular expression derivative:
R1 = [BCD]{tm = dC , tn = dD, dD = dB, dB = sx, dC = sz, tz = dB}[AE]{tx =
dA, dA = dE , dE = sm + sn}
In this example, because of the feedback, we are interested in deriving the relation
between the sequence of data on node E of the Reo circuit with itself. So, instead
of going through the cycle once, we repeat the cycle and the indexing until we have
data on E being speciﬁed by itself (here it is three times which is equal to the total
number of buﬀers). So, we have:
R1 = [BCD]{tm = dC , tn = dD, dD = dB, dB = sx, dC = sz, tz = dB}[AE]{tx =
dA, dA = dE , dE = sm + sn}[BCD]{tm = dC , tn = dD, dD = dB, dB = sx, dC =
sz, tz = dB}[AE]{tx = dA, dA = dE , dE = sm + sn}[BCD]{tm = dC , tn = dD, dD =
dB, dB = sx, dC = sz, tz = dB}[AE]{tx = dA, dA = dE , dE = sm + sn}
They are indexed as:
R1 = [BCD]{tm = clast−2, tn = dlast−2, dlast−2 = blast−2, blast−2 = sx, clast−2 =
sz, tz = blast−2}[AE]{tx = alast−2, alast−2 = elast−2, elast−2 = sm + sn}[BCD]{tm =
clast−1, tn = dlast−1, dlast−1 = blast−1, blast−1 = sx, clast−1 = sz, tz =
blast−1}[AE]{tx = alast−1, alast−1 = elast−1, elast−1 = sm + sn}[BCD]{tm =
clast, tn = dlast, dlast = blast, blast = sx, clast = sz, tz = blast}[AE]{tx = alast, alast =
elast, elast = sm + sn}
By forming the transitive closure of the data constraints we will have the following
(we only show the constraints which will be used in deriving the last expression):
R1 = [BCD]{blast−2 = dlast−2, clast−2 = blast−3, blast−2 = alast−3}[AE]{alast−2 =
elast−2, elast−2 = dlast−2 + clast−2}[BCD]{dlast−1 = blast−1, blast−2 =
clast−1, blast−1 = alast−2}[AE]{alast−1 = elast−1, elast−1 = dlast−1 +
clast−1}[BCD]{dlast = blast, blast−1 = clast, blast = alast−1}[AE]{alast = elast, elast =
dlast + clast}
Here, we still have one more step to go. We shall move backward in the constraints
and substitute the corresponding data elements: elast = dlast + clast, then elast =
blast + blast−1, then elast = alast−1 + alast−2, and in the end we have elast = elast−1 +
elast−2.
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Thus, ﬁnally this yields the following symbolic output for the Fibonacci circuit:
elast = elast−1 + elast−2
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